Abstract: Micro-electromechanical system (MEMS) accelerometers are widely used in the inertial navigation and nanosatellites field. A high-performance digital interface circuit for a high-Q MEMS micro-accelerometer is presented in this work. The mechanical noise of the MEMS accelerometer is decreased by the application of a vacuum-packaged sensitive element. The quantization noise in the baseband of the interface circuit is greatly suppressed by a 4th-order loop shaping. The digital output is attained by the interface circuit based on a low-noise front-end charge-amplifier and a 4th-order Sigma-Delta (Σ∆) modulator. The stability of high-order Σ∆ was studied by the root locus method. The gain of the integrators was reduced by using the proportional scaling technique. The low-noise front-end detection circuit was proposed with the correlated double sampling (CDS) technique to eliminate the 1/f noise and offset. The digital interface circuit was implemented by 0.35 µm complementary metal-oxide-semiconductor (CMOS) technology. The high-performance digital accelerometer system was implemented by double chip integration and the active interface circuit area was about 3.3 mm × 3.5 mm. The high-Q MEMS accelerometer system consumed 10 mW from a single 5 V supply at a sampling frequency of 250 kHz. The micro-accelerometer system could achieve a third harmonic distortion of −98 dB and an average noise floor in low-frequency range of less than −140 dBV; a resolution of 0.48 µg/Hz 1/2 (@300 Hz); a bias stability of 18 µg by the Allen variance program in MATLAB.
Introduction
Capacitive accelerometers are widely used in the military and civilian fields because of their low power consumption, simple structure, good stability and easy integration with the complementary metal-oxide-semiconductor (CMOS) process [1] . In recent years, high-performance capacitive accelerometers with an accuracy of sub-µg level occupy a large market share in inertial navigation, space microgravity measurement, platform stability control and other fields. The micro-accelerometers with an open-loop output have a simple structure, but the signal bandwidth is limited by the sensitive structure and the input range of the signal is greatly reduced [2] [3] [4] . Therefore, the micro-accelerometers usually work in a closed-loop feedback state to obtain better linearity, dynamic range and signal bandwidth. The closed-loop working mode can also increase the electrical damping of the mechanical structure and improve effectively its electrical response [5, 6] . High over sampling rate (OSR), high-order topology and multi-bit quantization are used to improve the noise shaping ability of Sigma-Delta (Σ∆) micro-accelerometers.
A large OSR requires high sampling frequency, which leads to coupling between different noise sources and increasing power consumption in Σ∆ micro-accelerometers. The high-Q sensitive structure introduces a large phase shift at the resonance frequency, and the stability of the whole high order system will be greatly reduced. If a high-Q sensitive structure is used to reduce mechanical noise and a high-order structure is used to reduce quantization noise, the problem of system stability will become a major problem. It is necessary that cascading a phase compensator after the front-end charge amplifier to provide additional phase compensation, which is equivalent to providing electrical damping to the under-damped mechanical structure to stabilize the loop. In other literature, phase compensators are placed in the feedback loop, which can improve the feedforward path gain, but this can also reduce the gain in the feedback path and reduce the input dynamic range. It is difficult to design a linear micro-accelerometer with a multi-bit quantization structure because the signal conversion process of the sensitive structure is nonlinear. At present, the main research on the interface circuit of micro-accelerometers is still based on a low-Q sensitive structure, low-order Σ∆ system and a one-bit feedback structure [7, 8] . The micro-accelerometers with analog output can achieve a high precision output of less than 1 µg/Hz 1/2 , but the performance of digital closed-loop micro-accelerometers reported is difficult to achieve a precision at the sub-µg level [9] . The digital micro-accelerometers with sub-µg precision output has a lot of application requirements in the field of geophone, national defense and military. Therefore, the noise theory, system stability analysis and key technology of high-precision closed-loop micro-accelerometers are mainly studied in this paper, which is aimed at realizing a high-performance interface circuit chip with sub-µg accuracy.
The high-Q accelerometer sensitive element, front-end charge sensing circuit, sample and hold circuit, phase compensation circuit and high-order Sigma-Delta modulator circuit are introduced and designed in Section 2. In Section 3, we show a detailed analysis based on the noise characteristics and stability of micro-accelerometers with an application specific integrated circuit (ASIC) interface. The performance can be improved by a correlated double sampling (CDS) technique and a proportional scaling technique. The performance parameters of micro-accelerometers were tested by the experiments. Finally, Section 4 concludes the study of a high-Q MEMS accelerometer with a high-precision integrated circuit and testing results, which show that the performance level of micro-accelerometers in this work has great advantages in the application of inertial navigation and the nano-satellites field by comparison.
Materials and Methods

Materials
The high-Q sensitive structure which is encapsulated in vacuum is from Colibrys Company (Neuchatel, Switzerland). The interface circuit based on micro-accelerometers was fabricated by a 0.35 µm CMOS process and cooperated with Shanghai Huahong Integrated Circuit (Shanghai, China).
High-Q Accelerometer Sensitive Element
The equivalent bridge model of the vacuum packaged silicon micro-accelerometers is shown in Figure 1 . The upper and lower capacitance plates in Figure 1 are fixed plates and the equivalent variable capacitors C S1 and C S2 are formed between the mass and the plates. C P1 and C P2 are parasitic capacitors. When the external acceleration acts on the sensitive element, the displacement of the mass will change, which is relative to the plates. This can result in the corresponding change of the variable capacitance. The change of the two equivalent sensitive capacitances will be perceived by the post-detection circuit. The accelerometer sensitive element with vacuum packaged silicon structure used for design, simulation and test in this paper was obtained from Colibrys Company (SF1500). The sensitive element could achieve an open-loop resonant frequency of 1 kHz, a high-quality factor of more than 30 and a Brownian noise corresponding of an equivalent acceleration of less than Figure 2 shows the differential capacitance model of the sensitive structure, in which d was the distance between the upper and lower plates. When the mass is in equilibrium and the two differential capacitance values are equal, the static capacitance is shown as follows:
ε0-the vacuum dielectric constant ε-the relative dielectric constant between the sensitive capacitor plates A-the positive area of the sensitive capacitor plates x-the displacement of the sensitive mass block under the external acceleration When the displacement of the sensitive mass causes changes in differential capacitance pairs, the variable capacitance CS1 and CS2 in Figure 2 can be expressed respectively:
In the closed-loop system, the displacement of the sensitive mass was very small relative to the plate spacing. The relative variation of the capacitance (ΔC) can be written as follows: Figure 2 shows the differential capacitance model of the sensitive structure, in which d was the distance between the upper and lower plates. When the mass is in equilibrium and the two differential capacitance values are equal, the static capacitance is shown as follows:
ε 0 -the vacuum dielectric constant ε-the relative dielectric constant between the sensitive capacitor plates A-the positive area of the sensitive capacitor plates x-the displacement of the sensitive mass block under the external acceleration When the displacement of the sensitive mass causes changes in differential capacitance pairs, the variable capacitance C S1 and C S2 in Figure 2 can be expressed respectively:
In the closed-loop system, the displacement of the sensitive mass was very small relative to the plate spacing. The relative variation of the capacitance (∆C) can be written as follows:
It can be seen that the relative displacement of the mass and the input acceleration signal are approximately linear in the input signal band, which was much smaller than the resonant frequency of the mechanical structure. That is x ≈ a ω 2 0 , where a denotes the acceleration signal and ω 0 denotes the mechanical resonance frequency. The Equation (4) can be expressed as:
It can be seen that the relative displacement of the mass and the input acceleration signal are approximately linear in the input signal band, which was much smaller than the resonant frequency of the mechanical structure. That is 
High-Order Interface Circuit Based on Micro-Accelerometers
The closed-loop micro-accelerometers use the feedback principle of electrostatic force to confine the sensitive mass to the balance position, which greatly reduces the sensitive mass's displacement in order to reduce the nonlinear error in charge conversion and improve the overall linearity, bandwidth and amplitude range of the input acceleration signal. In this paper we propose a high-precision digital micro-accelerometer with sub-μg noise level with a high-Q sensitive structure encapsulated in a vacuum, which was used to reduce the mechanical noise. The high-order noise shaping ability was realized by combining the high-order topological structure. Due to underdamping, slow corresponding output in response and poor seismic performance of high vacuum mechanical structures, there will be stability problems after constituting a high-order system with the ΣΔ modulator. Therefore, when the system of micro-accelerometers can achieve sub-μg noise level, the stability of the system should be fully considered in the digital interface circuit design of micro-accelerometers [10] [11] [12] [13] . Aiming at the stability problem of high-precision digital micro-accelerometer interface circuit, a phase compensator circuit can be designed to provide phase compensation, enhance electrical damping and improve the system response. In addition, in order to overcome the influence of process error on the stability of high-order interface circuit, reasonable circuit design and parameter optimization are needed. Figure 3 shows a diagram of the front-stage charge-sensitive circuit. In this paper, we propose a fully differential switched-capacitor detection circuit, in which CR is the reference capacitor and Cf is the integral capacitor. The front-stage sensing circuit consists of an equivalent mechanical structure, a reference capacitor pair, a charge-sensitive and a correlated double-sampling and holding module. The output voltage of the charge sensitive circuit can be expressed as:
The input acceleration signal is converted into the voltage signal of the front-stage sensitive circuit. In Equation (6) , Vr is the reference voltage. The sensitivity of the detection was limited by the initial capacitance of the sensitive structure, the distance between the plates and the resonant 
The closed-loop micro-accelerometers use the feedback principle of electrostatic force to confine the sensitive mass to the balance position, which greatly reduces the sensitive mass's displacement in order to reduce the nonlinear error in charge conversion and improve the overall linearity, bandwidth and amplitude range of the input acceleration signal. In this paper we propose a high-precision digital micro-accelerometer with sub-µg noise level with a high-Q sensitive structure encapsulated in a vacuum, which was used to reduce the mechanical noise. The high-order noise shaping ability was realized by combining the high-order topological structure. Due to underdamping, slow corresponding output in response and poor seismic performance of high vacuum mechanical structures, there will be stability problems after constituting a high-order system with the Σ∆ modulator. Therefore, when the system of micro-accelerometers can achieve sub-µg noise level, the stability of the system should be fully considered in the digital interface circuit design of micro-accelerometers [10] [11] [12] [13] . Aiming at the stability problem of high-precision digital micro-accelerometer interface circuit, a phase compensator circuit can be designed to provide phase compensation, enhance electrical damping and improve the system response. In addition, in order to overcome the influence of process error on the stability of high-order interface circuit, reasonable circuit design and parameter optimization are needed. Figure 3 shows a diagram of the front-stage charge-sensitive circuit. In this paper, we propose a fully differential switched-capacitor detection circuit, in which C R is the reference capacitor and C f is the integral capacitor. The front-stage sensing circuit consists of an equivalent mechanical structure, a reference capacitor pair, a charge-sensitive and a correlated double-sampling and holding module. The output voltage of the charge sensitive circuit can be expressed as:
The input acceleration signal is converted into the voltage signal of the front-stage sensitive circuit. In Equation (6), V r is the reference voltage. The sensitivity of the detection was limited by the initial capacitance of the sensitive structure, the distance between the plates and the resonant frequency of the mechanical structure. In this paper the static capacitance value of the sensitive structure and the reference capacitance were 180 pF respectively. An additional capacitor can be connected in parallel with the sensitive structure to increase the equivalent static capacitance value. But the static capacitance can't be increased indefinitely, which will affect the loop stability and the accuracy of charge conversion. The timing diagram of the front-end circuit is as shown in Figure 3b . There are five phases in operation of the circuit, which is the reset phase, charge sensing phase A, charge sensing phase B, sampling phase and electrostatic force feedback phase. The switch S4_inv and S5_inv were the reverse clock of S4 and S5, respectively. Electrostatic force feedback and charge sensitivity operate at different times of a cycle to eliminate noise coupling between them. In the reset phase, the input electrode voltage of the interface was reset to ensure a correct bias point and the capacitor was discharged to erase the memory from the previous cycle. A small size of switch S6 was designed to reduce charge injection. In the charge sensing phase A, the reference voltages +V s and −V s were applied to the sensor mass and common electrode of the reference capacitors, respectively. The capacitor stores the amplified voltage and the error signal including the offset and noise of the operational amplifier. The output of the charge sensing is given by:
where C f is the integration capacitance (10 pF). During the charge sensing phase B, the voltages of sensor mass and common electrode of the reference capacitors were kept at +V s and −V s , respectively. The output of the charge sensing is expressed as:
The differential output of the sample and hold circuit is represented by:
The values of the nominal capacitance of the sensor element and the reference capacitance were 180 pF. The integration capacitance was set to 10 pF, which was a trade-off between the noise performance and system stability. We set a pre-stage gain of 30 V/g and an accelerometer system sensitivity of 1.866 V/g. In this paper the bandwidth of the accelerometer was 300 Hz, which was defined by an increasing low-frequency noise spectral density of 3 dB.
frequency of the mechanical structure. In this paper the static capacitance value of the sensitive structure and the reference capacitance were 180 pF respectively. An additional capacitor can be connected in parallel with the sensitive structure to increase the equivalent static capacitance value. But the static capacitance can't be increased indefinitely, which will affect the loop stability and the accuracy of charge conversion. The timing diagram of the front-end circuit is as shown in Figure 3b . There are five phases in operation of the circuit, which is the reset phase, charge sensing phase A, charge sensing phase B, sampling phase and electrostatic force feedback phase. The switch S4_inv and S5_inv were the reverse clock of S4 and S5, respectively. Electrostatic force feedback and charge sensitivity operate at different times of a cycle to eliminate noise coupling between them. In the reset phase, the input electrode voltage of the interface was reset to ensure a correct bias point and the capacitor was discharged to erase the memory from the previous cycle. A small size of switch S6 was designed to reduce charge injection. In the charge sensing phase A, the reference voltages +Vs and −Vs were applied to the sensor mass and common electrode of the reference capacitors, respectively. The capacitor stores the amplified voltage and the error signal including the offset and noise of the operational amplifier. The output of the charge sensing is given by:
where Cf is the integration capacitance (10 pF). During the charge sensing phase B, the voltages of sensor mass and common electrode of the reference capacitors were kept at +Vs and −Vs, respectively. The output of the charge sensing is expressed as:
The values of the nominal capacitance of the sensor element and the reference capacitance were 180 pF. The integration capacitance was set to 10 pF, which was a trade-off between the noise performance and system stability. We set a pre-stage gain of 30 V/g and an accelerometer system sensitivity of 1.866 V/g. In this paper the bandwidth of the accelerometer was 300 Hz, which was defined by an increasing low-frequency noise spectral density of 3 dB. The high-Q sensitive structure can introduce a pair of complex poles near the imaginary axis to the closed-loop filter. The high-frequency parasitic resonant modes and the complex poles can destabilize the high-Q system easily. In this paper we propose a phase compensator circuit which can introduce an extra zero to compensate for loop filters. The low-frequency loop gain control was considered based on a good noise shaping ability. In this lead compensator circuit, C1 and C3 had the same capacitance value. The ratio between C2 and C3 determined the compensation degree. For a high-Q sensitive structure, a heavy compensation was chosen. The sampling frequency of the phase compensator circuit was 250 kHz. The lead compensator with a transfer function in discrete-time z-domain can be expressed as:
C1 and C3 have the same capacitance value and at the case of C2 = αC3, the Equation (10) can be expressed as:
In Equation (11), α indicates the depth of compensation. The lead compensator operates as a proportion-derivative (PD) controller and the stability is improved by positioning the zero closer to the open-loop poles of the filter, which is resulting in an increase of the amount of phase lead. If the compensation depth is insufficient or excessive, the closed-loop system may have stability problems. For over-compensated sigma-delta accelerometer systems, the system may also be unstable if the loop gain is too small. Overcompensation of sigma-delta accelerometer systems can also affect the noise shaping ability of a post-stage modulator. Although the noise shaping ability of the modulator decreases with the increase of compensation depth, more-order structure and a high-Q sensitive structure can be used to reduce the impact of the reduction of noise shaping ability caused by depth compensation. Because of the high-order system structure in this paper, the stability of the system was more important than the noise shaping ability of the modulator, so we set a depth compensation coefficient of 0.9. The high-Q sensitive structure can introduce a pair of complex poles near the imaginary axis to the closed-loop filter. The high-frequency parasitic resonant modes and the complex poles can destabilize the high-Q system easily. In this paper we propose a phase compensator circuit which can introduce an extra zero to compensate for loop filters. The low-frequency loop gain control was considered based on a good noise shaping ability. In this lead compensator circuit, C 1 and C 3 had the same capacitance value. The ratio between C 2 and C 3 determined the compensation degree. For a high-Q sensitive structure, a heavy compensation was chosen. The sampling frequency of the phase compensator circuit was 250 kHz. The lead compensator with a transfer function in discrete-time z-domain can be expressed as:
C 1 and C 3 have the same capacitance value and at the case of C 2 = αC 3 , the Equation (10) can be expressed as:
In Equation (11), α indicates the depth of compensation. The lead compensator operates as a proportion-derivative (PD) controller and the stability is improved by positioning the zero closer to the open-loop poles of the filter, which is resulting in an increase of the amount of phase lead. If the compensation depth is insufficient or excessive, the closed-loop system may have stability problems. For over-compensated sigma-delta accelerometer systems, the system may also be unstable if the loop gain is too small. Overcompensation of sigma-delta accelerometer systems can also affect the noise shaping ability of a post-stage modulator. Although the noise shaping ability of the modulator decreases with the increase of compensation depth, more-order structure and a high-Q sensitive structure can be used to reduce the impact of the reduction of noise shaping ability caused by depth compensation. Because of the high-order system structure in this paper, we proposed a lead compensator circuit as shown in Figure 4 . The stability of the system was more important than the noise shaping ability of the modulator, so we set a depth compensation coefficient of 0.9. We propose the system structure of the ΣΔ modulator as shown in Figure 5a based on stability analysis of ΣΔ micro-accelerometers. In order to achieve a better noise suppression performance at low-frequency, we used a correlated double sampling technique to improve the noise level of the first stage integrator. The one-bit quantizer was achieved by the dynamic comparator. The output of the comparator was as a control signal to control feedback reference voltage Vref+ and Vref− in the first stage integrator [14, 15] . As shown in Figure 5b , the timing diagram of the ΣΔ modulator circuit, wherein ck1 and ck2 were the two-phase non-overlapping clock, ck1 was active-high, ck2 was active-low. The shutdown time of ck1d was later than ck1; the shutdown time of ck2d was later than ck2. This could effectively suppress the influence of charge injection and clock-feedthrough in the switched-capacitor (SC) circuit. In the ΣΔ modulator circuit, the double sampling technique was also used to increase the equivalent sampling frequency in order that the sampling capacitance of the input signal and the sampling capacitance of the feedback signal were separated. The charge transfer at the integration phase is reduced and the accuracy of the integrator can be improved. In this paper we propose a topology of distributed feedback ΣΔ accelerometers with a feedforward structure. This structure combines some advantages of a feedforward and feedback topology structure and has the characteristics of good system stability and a small output signal swing. We designed the main parameters of the ΣΔ modulator as shown in Table 2 . We propose the system structure of the Σ∆ modulator as shown in Figure 5a based on stability analysis of Σ∆ micro-accelerometers. In order to achieve a better noise suppression performance at low-frequency, we used a correlated double sampling technique to improve the noise level of the first stage integrator. The one-bit quantizer was achieved by the dynamic comparator. The output of the comparator was as a control signal to control feedback reference voltage V ref+ and V ref− in the first stage integrator [14, 15] . As shown in Figure 5b , the timing diagram of the Σ∆ modulator circuit, wherein ck1 and ck2 were the two-phase non-overlapping clock, ck1 was active-high, ck2 was active-low. The shutdown time of ck1d was later than ck1; the shutdown time of ck2d was later than ck2. This could effectively suppress the influence of charge injection and clock-feedthrough in the switched-capacitor (SC) circuit. In the Σ∆ modulator circuit, the double sampling technique was also used to increase the equivalent sampling frequency in order that the sampling capacitance of the input signal and the sampling capacitance of the feedback signal were separated. The charge transfer at the integration phase is reduced and the accuracy of the integrator can be improved. In this paper we propose a topology of distributed feedback Σ∆ accelerometers with a feedforward structure. This structure combines some advantages of a feedforward and feedback topology structure and has the characteristics of good system stability and a small output signal swing. We designed the main parameters of the Σ∆ modulator as shown in Table 2 . 
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Result and Discussion
Noise Characteristics and Stability Analysis of Micro-Accelerometers
In consideration of a relatively low gain at low-frequency in the feedback structure and a relatively large nonlinearity problem of the output signal. Figure 6 shows the analysis model of ΣΔ micro-accelerometers in this paper. Kx/V in Figure 6 is the amplification factor from the displacement output of the sensitive structure to the output voltage of the charge sensitive circuit. Hc is the pre-stage phase compensator; fa1, fa2, fa3 and fa4 are feedforward coefficients; fb1, fb2, fb3 and fb4 are feedback coefficients; k1, k2, k3 and k4 are integrator gain coefficients; KV/a is the gain coefficient from feedback voltage to equivalent acceleration. The main noise sources introduced in the model are the Brownian noise of mechanical structure, the electrical noise of the pre-stage charge amplifier and the quantization noise of the post-stage ΣΔ. In consideration of the accuracy discreteness of the micro-accelerometer sensitive structure, there are four distributed feedback factors in the post-stage modulator circuit of the ΣΔ micro-accelerometer system in this paper. The stability of the loop can be effectively controlled by adjusting the feedback coefficient, especially adjusting the feedback coefficient fb1 of the first integrator. So, the local feedback factor fb1 is designed as an off-chip adjustable part. The low-frequency loop gain can be easily controlled to eliminate the impact of process errors and the high-order interface circuit can be applied to a different mechanical structure.
Based on the analytical model of ΣΔ micro-accelerometers, we derived the signal transfer function (STF) and noise transfer function (NTF) of the ΣΔ accelerometer system. The output swing of the integrators decreased when the gain of the integrators was reduced by using the proportional scaling technique. In this way, the reduction of the swing amplitude associated with the nonlinearity of the amplifier gain will lead to the reduction of the output harmonic distortion and the overall power consumption. The loop stability is ensured by controlling the zero-pole distribution of the loop filter to make sure that the average frequency response amplitude of noise transfer function is within a reasonable range. The values of feedforward coefficients, feedback coefficients and integrator gain coefficients were determined as shown in Table 3 . 
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Noise Characteristics and Stability Analysis of Micro-Accelerometers
In consideration of a relatively low gain at low-frequency in the feedback structure and a relatively large nonlinearity problem of the output signal. Figure 6 shows the analysis model of Σ∆ micro-accelerometers in this paper. K x/V in Figure 6 is the amplification factor from the displacement output of the sensitive structure to the output voltage of the charge sensitive circuit. H c is the pre-stage phase compensator; f a1 , f a2 , f a3 and f a4 are feedforward coefficients; f b1 , f b2 , f b3 and f b4 are feedback coefficients; k 1 , k 2 , k 3 and k 4 are integrator gain coefficients; K V/a is the gain coefficient from feedback voltage to equivalent acceleration. The main noise sources introduced in the model are the Brownian noise of mechanical structure, the electrical noise of the pre-stage charge amplifier and the quantization noise of the post-stage Σ∆. In consideration of the accuracy discreteness of the micro-accelerometer sensitive structure, there are four distributed feedback factors in the post-stage modulator circuit of the Σ∆ micro-accelerometer system in this paper. The stability of the loop can be effectively controlled by adjusting the feedback coefficient, especially adjusting the feedback coefficient f b1 of the first integrator. So, the local feedback factor f b1 is designed as an off-chip adjustable part. The low-frequency loop gain can be easily controlled to eliminate the impact of process errors and the high-order interface circuit can be applied to a different mechanical structure.
Based on the analytical model of Σ∆ micro-accelerometers, we derived the signal transfer function (STF) and noise transfer function (NTF) of the Σ∆ accelerometer system. The output swing of the integrators decreased when the gain of the integrators was reduced by using the proportional scaling technique. In this way, the reduction of the swing amplitude associated with the nonlinearity of the amplifier gain will lead to the reduction of the output harmonic distortion and the overall power consumption. The loop stability is ensured by controlling the zero-pole distribution of the loop filter to make sure that the average frequency response amplitude of noise transfer function is within a reasonable range. The values of feedforward coefficients, feedback coefficients and integrator gain coefficients were determined as shown in Table 3 . In order to stabilize the system in the high-order structure, a pre-compensator as shown in Figure 4 was added to the loop to delay the phase intersection to the gain intersection. Because the gain intersection point was very far in the high-order structure, the pre-compensator needed to provide a larger pre-phase, which required a larger compensation depth α. The increase of α will decrease the low-frequency gain, but will not affect the noise characteristics of higher-order structures. In the high-Q ΣΔ micro-accelerometers, the stability of higher order systems is strongly affected by compensation depth α. Only when α is greater than a certain critical value, the system can reach a stable state. Additionally, with the increase of Q-value, the higher order system stability requires a larger value of α. In this paper, the stability of the Sigma-Delta modulator was studied by the root locus method. The pole position of transfer function was changed by the gain of quantizer. The gain of quantizer was changed by the amplitude of the input signal. The root locus of the topology analysis model of the Sigma-Delta modulator designed is as shown in Figure 7 . As the input signal amplitude increased, the quantizer gain decreased. It can be seen that from Figure 7 when the quantizer gain is more than 0.547, the root locus begins to deviate from the unit circle, which can lead to an increase in the amplitude of the input signal of the quantizer. In order to stabilize the system in the high-order structure, a pre-compensator as shown in Figure 4 was added to the loop to delay the phase intersection to the gain intersection. Because the gain intersection point was very far in the high-order structure, the pre-compensator needed to provide a larger pre-phase, which required a larger compensation depth α. The increase of α will decrease the low-frequency gain, but will not affect the noise characteristics of higher-order structures. In the high-Q Σ∆ micro-accelerometers, the stability of higher order systems is strongly affected by compensation depth α. Only when α is greater than a certain critical value, the system can reach a stable state. Additionally, with the increase of Q-value, the higher order system stability requires a larger value of α. In this paper, the stability of the Sigma-Delta modulator was studied by the root locus method. The pole position of transfer function was changed by the gain of quantizer. The gain of quantizer was changed by the amplitude of the input signal. The root locus of the topology analysis model of the Sigma-Delta modulator designed is as shown in Figure 7 . As the input signal amplitude increased, the quantizer gain decreased. It can be seen that from Figure 7 when the quantizer gain is more than 0.547, the root locus begins to deviate from the unit circle, which can lead to an increase in the amplitude of the input signal of the quantizer. In order to stabilize the system in the high-order structure, a pre-compensator as shown in Figure 4 was added to the loop to delay the phase intersection to the gain intersection. Because the gain intersection point was very far in the high-order structure, the pre-compensator needed to provide a larger pre-phase, which required a larger compensation depth α. The increase of α will decrease the low-frequency gain, but will not affect the noise characteristics of higher-order structures. In the high-Q ΣΔ micro-accelerometers, the stability of higher order systems is strongly affected by compensation depth α. Only when α is greater than a certain critical value, the system can reach a stable state. Additionally, with the increase of Q-value, the higher order system stability requires a larger value of α. In this paper, the stability of the Sigma-Delta modulator was studied by the root locus method. The pole position of transfer function was changed by the gain of quantizer. The gain of quantizer was changed by the amplitude of the input signal. The root locus of the topology analysis model of the Sigma-Delta modulator designed is as shown in Figure 7 . As the input signal amplitude increased, the quantizer gain decreased. It can be seen that from Figure 7 when the quantizer gain is more than 0.547, the root locus begins to deviate from the unit circle, which can lead to an increase in the amplitude of the input signal of the quantizer. System parameters are optimized by improving stability and reducing harmonic distortion. The reference voltage of simulation was (±2.5 V). When the sampling frequency was 250 kHz, there was an equivalent acceleration signal amplitude of 1 g and a frequency of 30.5175 Hz. Figure 8 shows the output transient waveforms of the first-stage integrator, the second-stage integrator, the third-stage integrator and the fourth-stage integrator in sequence from top to bottom. It can be seen from Figure 8 that the output amplitude of the integrators was within a very small range of ±0.2 V. It shows that the topology of the Sigma-Delta modulator designed in this paper has the advantage of small output swing and good stability. System parameters are optimized by improving stability and reducing harmonic distortion. The reference voltage of simulation was (±2.5 V). When the sampling frequency was 250 kHz, there was an equivalent acceleration signal amplitude of 1 g and a frequency of 30.5175 Hz. Figure 8 shows the output transient waveforms of the first-stage integrator, the second-stage integrator, the third-stage integrator and the fourth-stage integrator in sequence from top to bottom. It can be seen from Figure 8 that the output amplitude of the integrators was within a very small range of ±0.2 V. It shows that the topology of the Sigma-Delta modulator designed in this paper has the advantage of small output swing and good stability.
The Test of Digital Micro-Accelerometers
The ΣΔ modulator interface circuit for micro-accelerometers was fabricated in a standard 0.35 μm four layers metal double polycrystal CMOS process and the printed circuit board (PCB) photograph of the digital micro-accelerometer system is shown in Figure 9 . The photograph of the interface circuit chip is also shown in Figure 9 , which has 28 pins for the chip test. The active area of the chip was 3.3 mm × 3.5 mm. The 5 V power supply of the interface circuit combined with the sensitive element was supported by the Agilent E3631 (Agilent Technologies Inc, Santa Clara, CA, USA). The input signal (240 Hz) and clock signal was supplied by the Tektronix AFG3102 function signal generator (Tek Technology Co., Shanghai, China). The 65536-point digital output sequence of ΣΔ micro-accelerometers was captured by an Agilent Logic analyzer 16804A (Agilent Technologies Inc, Santa Clara, CA, USA). The ouput digital signal is used to calculate the output power spectral density (PSD) as shown in Figure 9a by a MATLAB program (R2016a, MathWorks, Natick, MA, USA). 
The Σ∆ modulator interface circuit for micro-accelerometers was fabricated in a standard 0.35 µm four layers metal double polycrystal CMOS process and the printed circuit board (PCB) photograph of the digital micro-accelerometer system is shown in Figure 9 . The photograph of the interface circuit chip is also shown in Figure 9 , which has 28 pins for the chip test. The active area of the chip was 3.3 mm × 3.5 mm. The 5 V power supply of the interface circuit combined with the sensitive element was supported by the Agilent E3631 (Agilent Technologies Inc, Santa Clara, CA, USA). The input signal (240 Hz) and clock signal was supplied by the Tektronix AFG3102 function signal generator (Tek Technology Co., Shanghai, China). The 65536-point digital output sequence of Σ∆ micro-accelerometers was captured by an Agilent Logic analyzer 16804A (Agilent Technologies Inc, Santa Clara, CA, USA). The ouput digital signal is used to calculate the output power spectral density (PSD) as shown in Figure 9a by a MATLAB program (R2016a, MathWorks, Natick, MA, USA). The power dissipation of the micro-accelerometer system was 10 mW at a sampling frequency of 250 kHz. The full scale range was ±1 g and the ΣΔ modulator had a dynamic range (DR) of 97 dB. The third harmonic distortion can be calculated by the difference between the signal-to-noise ratio of the fundamental wave and signal-to-noise ratio of the third harmonic wave in the spectrogram. The ΣΔ micro-accelerometer system can achieve a third harmonic distortion of −98 dB as shown in Figure 10a and a resulting signal-to-noise ratio (SNR) of 108 dB when referred to 1 g full scale DC acceleration. The average noise floor in low-frequency range was less than −140 dBV. The ΣΔ micro-accelerometer system could achieve a resolution of 0.48 μg/Hz 1/2 over a signal bandwidth. The test of the linearity is as shown in Figure 10b by the fitting of a straight line at ±1 g full scale. The ΣΔ micro-accelerometers could achieve a nonlinearity of 0.15% FS (full scale). After further electromagnetic shielding and vibration reduction, the output of the micro-accelerometer system was sampled when the sensor was at the state of zero acceleration in the laboratory test environment. The sampling time was longer than 4 h. After processing the sampled data with the Allen variance program in MATLAB, the bias stability test results of the closed-loop micro-accelerometer are shown as Figure 10c . The internal embedding plot in Figure 10c is processed sample data, and the bias stability is about 18 μg by calculation. We replaced 30 ASIC chips for the same sensitive structure and repeated the test. The bias stability of the closed-loop ΣΔ micro-accelerometer system was within 30 μg. Therefore, the micro-accelerometer system integrated with an ASIC chip had good output stability. The power dissipation of the micro-accelerometer system was 10 mW at a sampling frequency of 250 kHz. The full scale range was ±1 g and the Σ∆ modulator had a dynamic range (DR) of 97 dB. The third harmonic distortion can be calculated by the difference between the signal-to-noise ratio of the fundamental wave and signal-to-noise ratio of the third harmonic wave in the spectrogram. The Σ∆ micro-accelerometer system can achieve a third harmonic distortion of −98 dB as shown in Figure 10a and a resulting signal-to-noise ratio (SNR) of 108 dB when referred to 1 g full scale DC acceleration. The average noise floor in low-frequency range was less than −140 dBV. The Σ∆ micro-accelerometer system could achieve a resolution of 0.48 µg/Hz 1/2 over a signal bandwidth. The test of the linearity is as shown in Figure 10b by the fitting of a straight line at ±1 g full scale. The Σ∆ micro-accelerometers could achieve a nonlinearity of 0.15% FS (full scale). After further electromagnetic shielding and vibration reduction, the output of the micro-accelerometer system was sampled when the sensor was at the state of zero acceleration in the laboratory test environment. The sampling time was longer than 4 h. After processing the sampled data with the Allen variance program in MATLAB, the bias stability test results of the closed-loop micro-accelerometer are shown as Figure 10c . The internal embedding plot in Figure 10c is processed sample data, and the bias stability is about 18 µg by calculation. We replaced 30 ASIC chips for the same sensitive structure and repeated the test. The bias stability of the closed-loop Σ∆ micro-accelerometer system was within 30 µg. Therefore, the micro-accelerometer system integrated with an ASIC chip had good output stability. The power dissipation of the micro-accelerometer system was 10 mW at a sampling frequency of 250 kHz. The full scale range was ±1 g and the ΣΔ modulator had a dynamic range (DR) of 97 dB. The third harmonic distortion can be calculated by the difference between the signal-to-noise ratio of the fundamental wave and signal-to-noise ratio of the third harmonic wave in the spectrogram. The ΣΔ micro-accelerometer system can achieve a third harmonic distortion of −98 dB as shown in Figure 10a and a resulting signal-to-noise ratio (SNR) of 108 dB when referred to 1 g full scale DC acceleration. The average noise floor in low-frequency range was less than −140 dBV. The ΣΔ micro-accelerometer system could achieve a resolution of 0.48 μg/Hz 1/2 over a signal bandwidth. The test of the linearity is as shown in Figure 10b by the fitting of a straight line at ±1 g full scale. The ΣΔ micro-accelerometers could achieve a nonlinearity of 0.15% FS (full scale). After further electromagnetic shielding and vibration reduction, the output of the micro-accelerometer system was sampled when the sensor was at the state of zero acceleration in the laboratory test environment. The sampling time was longer than 4 h. After processing the sampled data with the Allen variance program in MATLAB, the bias stability test results of the closed-loop micro-accelerometer are shown as Figure 10c . The internal embedding plot in Figure 10c is processed sample data, and the bias stability is about 18 μg by calculation. We replaced 30 ASIC chips for the same sensitive structure and repeated the test. The bias stability of the closed-loop ΣΔ micro-accelerometer system was within 30 μg. Therefore, the micro-accelerometer system integrated with an ASIC chip had good output stability. 
Conclusions
In this work, we proposed a high-order ΣΔ high-Q micro-accelerometer. In the ΣΔ interface ASIC, we used the correlated double sampling technique to eliminate the 1/f noise and offset for low-noise front-end detection. Additionally, the gain of the integrators was reduced by using the proportional scaling technique. The stability of high-order ΣΔ was studied by the root locus method. The interface circuit was fabricated in a standard 0.35 μm CMOS process. The test results of the system showed that: The micro-accelerometer could achieve a signal-to-noise ratio (SNR) of 108 dB; an average noise floor in low-frequency range of less than −140 dBV and a third harmonic distortion of −98 dB; a resolution of 0.48 μg/Hz 1/2 (@300 Hz); a bias stability of 18 μg by the Allen variance program in MATLAB.
As shown in Table 2 , the ΣΔ micro-accelerometer system could achieve a better performance than most of the reported accelerometers in Table 4 . 
In this work, we proposed a high-order Σ∆ high-Q micro-accelerometer. In the Σ∆ interface ASIC, we used the correlated double sampling technique to eliminate the 1/f noise and offset for low-noise front-end detection. Additionally, the gain of the integrators was reduced by using the proportional scaling technique. The stability of high-order Σ∆ was studied by the root locus method. The interface circuit was fabricated in a standard 0.35 µm CMOS process. The test results of the system showed that: The micro-accelerometer could achieve a signal-to-noise ratio (SNR) of 108 dB; an average noise floor in low-frequency range of less than −140 dBV and a third harmonic distortion of −98 dB; a resolution of 0.48 µg/Hz 1/2 (@300 Hz); a bias stability of 18 µg by the Allen variance program in MATLAB.
As shown in Table 2 , the Σ∆ micro-accelerometer system could achieve a better performance than most of the reported accelerometers in Table 4 . We compared our work with the previously reported accelerometers based on a representative figure of merit (FOM = P × a n × BW 1/2 /BW), where P is the power dissipation, a n is the noise floor and BW is the signal bandwidth. This work is advantageous in the noise floor compared with [16, 18, 19] and a better FOM as shown in Table 2 . We propose this interface ASIC based on the Σ∆ micro-accelerometer, which can satisfy the high-precision application in digital micro-accelerometers. The technical index of comprehensive performance can achieve a certain level.
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